**Lab 4:**

**Design, implementation and testing of a Non-pipelined 8 Point FFT algorithm using butterfly structures.**

Katya Thorup

Lab Partner(s): Adam Lipson, Michael Eve

Date: 3/9, 3/23, 3/30

EE 26 - Digital Logic Systems

Lab Section: Monday 4:30 pm - 6:30 pm

Tufts University School of Engineering

**Introduction**

Disclaimer: Introduction copied from lab 3 report because the content is the same for both labs

Abbreviations:

DFT: Discrete Fourier Transform

FFT: Fast Fourier Transform

DIT: Decimation in Time

DFT is a process that transform a finite set of points observed in time domain into a set of point in frequency domain. For instance, in time domain the sine wave is shown to change over time and is written as sin(t). In frequency domain, the sin function will be represented in the form of its amplitude and phase. It might not seem such a big deal to find the DFT of a sin wave. That is because it is very easy to see the frequency and amplitude of the sine wave in time domain. However, what if the analysis had to performed on a piece of audio recording instead of a simple wave. Most likely the frequency and amplitude of the signal will be indistinguishable. On the other hand, taking the DFT of the audio signal will decompose it into its components, showing the frequencies and their amplitudes present in the signal. This is very important when attempting to process an analog signal on a digital device. Digital devices cannot process analog signals because of their encoding. Instead, they must convert it into a set of discrete points which are then analyzed by software. In order to obtain an accurate representation of our analog signal, the digital devices must sample the input at the frequency that is at least twice the highest frequency seen in the original signal. This is called the Nyquist-Shannon sampling theorem. The FFT is a mathematical tool that is used to analyze the sample points to determine the DFT.

There are several ways of implementing the FFT, one of which is DIT. DIT is the process of breaking down the sample date obtained in the time domain into its smaller and smaller parts until the DFT is obtained. DIT is implemented with the butterfly structure. The mathematical representation of the butterfly structure is:

A = *x* + *jX* and B = *y + jY*

*WNk = cos( - jsin(*

*A’ = A + B \* WNk* and *B’ = A – B \* WNk*

j is an imaginary unit, N represents the number of obtained time domain sample points, and k = 0 . . . log2(N)

In order to determine the complete FFT, a set of N/2 butterfly structures are implemented for log2N stages. The output of the 1st stage is passed to the 2nd stage and so on. The output propagates through the stages until the final output is produced. The diagram of the single butterfly structure and the full FFT structure are shown below. In addition, the output is displayed through a 7 Segment-Display, whose diagram is also shown below.

Figure 1: Single Butterfly Structure




Figure 2: 8-Point FFT Structure




Figure 3: Seven-Segment Display






Figure 4: Seven-Segment Display Nexys 4 Board Connections




**Experimental Setup**

1. Create project in Xilinx Vivado desktop application
   1. Open Vivado, go to File-Create New Project. Click Next.
   2. Choose a project name and project location. Click Next.
   3. Choose RTL Project and click Next.
   4. Change both Target language and Simulator language to VHDL. Click Next.
   5. Continue clicking Next until you see the Default Part dialog.
   6. Choose xc7a100tcsg324-1 as your device type.
   7. Click Finish to finish creating your new project.
2. Create a Design Source file for the 8-point FFT module
   1. In Project Manager on the left pane, click Add Source.
   2. Choose Add or create design sources. Click Next.
   3. Click Create File and name it. Then click Finish.
   4. In the Define Module dialog, choose your entity name and architecture name (Behavioral). Then click OK.
   5. Double click the 8-point FFT file in the Sources pane and write the code to implement the FFT
      1. Inputs are: 3-bit selector for which computed FFT point to display, 1-bit selector to display either imaginary or real component, and 1-bit clock because the 7-Segment display and the floating-point IP need the clock
      2. Outputs are: 1-bit to indicate whether the point on 7-segment display is on or off, 8-bit vector for the anodes of the 7-segment display, and 7-bit vector for the cathodes of the 7-segment display
      3. Include fft\_butterfly and display\_butterfly from lab 3 as components
      4. Create an array type of length 8 holding complex values (sample\_array). Define 3 different signals with that type.
      5. Create an array type of length 4 holding complex values (w\_array). Define 2 different signals with that type.
      6. Initialize 1 of the 3 sample\_array signals with the input data points. Initialize 1 of the 2 w\_array signals with values of W
      7. Define 3 different generate statements (1 for each stage) that will use 4 butterfly structures each. The last stage will produce the desired output 
      8. Map the signals between the generate statements as shown in figure 2.
      9. Display the final output on the 7-Segment Display based on the selector values
3. From lab 3 add as a design source the fft\_butterly file, the complex\_pkg file, and the display\_butterfly file.
   1. Modify the fft\_butterfly file to work with the floating-point IP, and also to accept W and clock as input
   2. Modify the display\_butterfly file to accept 1 complex number as input and to map to 7-segment display either the imaginary or real part of that number as indicated by the selector (also input to display\_butterfly file)
   3. Modify the complex\_pkg file to have the real and imaginary component as a standard logic vector of length 32
4. Add Floating Point IP (steps given by Zengxu Yang)
   1. In the Vivado application menu, click Window → IP Catalog to open the IP Catalog panel.
   2. Enter floatin the **search** field to find the **Floating-Point IP**



* 1. Double click on the Floating-point IP to open Customize IP dialog.
  2. In Operation Selection, choose Add/Subtract (in red)





* 1. In Add/Subtract and Multiply-Add Operator options choose Both (In red)
  2. In Component Name, change the name to be fp\_adder\_subtractor. (in red) In Optimizations options (in blue) change the usage to medium. Click OK, Generate to add the fp\_adder\_subtractor IP to your project design sources
  3. Repeat the last step, but change Operation Selection to Multiply and Component Name to fp\_multiplier. (in green)

Additional Notes:

1. The Optimization is set to medium because otherwise each butterfly structure will use 24 DSP cells. There are 3 stages, each using 4 butterflies. Therefore, in total the implementation would need 288 DSP cells, but the board only has 240 cells. Without the medium optimization setting, the program will run out of resources and the implementation will fail. Initially, the program was not optimized to medium. To avoid running out of resources the last stage only calculated 2 output points (based on the selector value). This cut out the use of 3 butterflies, which equates to 72 DSP cells. Thus, the board was able to handle a fully optimized program. In order to expend the use of the FFT beyond 8 points, the optimization needs to bed set to medium.
2. To simulate the program using the Xilinx Behavioral Simulation a testbench file was created. This file connected to the 8-point FFT program. 2 output signals were added to the 8-point FFT file. These output signals were mapped to the real and imaginary part of one of the points generated in the last FFT stage. The point was selected using a 3-bit selector signal. In addition to making the testbench file, the Simulation Reset Clock IP had to be added to the program in order to provide a clock signal from the testbench to the 8-point FFT program. The IP was added in the same fashion as the Floating-Point IP. It was then added as a component to the testbench file.

**Results**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | 7-Segment Display Results | | | |
|  | **Input** | **Output** | | |
| **Expected** | **Real** | **Imaginary** |
| x0/X0 | 1 | 2 + j3 |  |  |
| x1/X1 | j2 | 2.121 + j2.121 |  |  |
| x2/X2 | 0 | 3 + j0 |  |  |
| x3/X3 | 0 | 2.707 – j0.707 |  |  |
| x4/X4 | 0 | 0 – j1 |  |  |
| x5/X5 | 0 | -2.121 – j2.121 |  |  |
| x6/X6 | 1j | -1 – j2 |  |  |
| x7/X7 | 1 | 1.29 + j0.707 |  |  |

|  |  |
| --- | --- |
| Behavioral Simulation | |
| X0 |  |
| X1 |  |
| X2 |  |
| X3 |  |
| X4 |  |
| X5 |  |
| X6 |  |
| X7 |  |

**Analysis**

The results from the simulation were obtained after the results from the Seven-Segment Display. The results from the 7-Segment display are correct, while the results from the Behavioral Simulation are not. valueR\_test represents the real part of the produced FFT point, and valueI\_test represents the imaginary part of the produced FFT point. This can be attributed to the fact that the Behavioral Simulation uses a different clock than the 8-point FFT does when displaying onto the 7-Segment display. The clock in the testbench, which is a clock from the Simulation Reset Clock IP, must not provide enough time for the 8-point FFT to produce the correct results. That is why the Behavioral Simulation results do not match the expected values. Each value is produced by generating only 1 output at the time. Therefore, technically, the testbench can take as much time as it needs to generate the results. However, it seems that the testbench might grab the results from the 8-point FFT file before the results are produced. Another indication of this is that the values of an\_test (7-Segment display anode output of 8-point FFT) and c\_test (7-Segment display cathode output of 8-point FFT) never change even though the values valueR and valueI are not produced until the display\_butterfly is called.

Besides understanding how to create generate statements, to map the same component in a loop, big part of this laboratory was also using IP’s. The previous labs did not require the use of an IP. Therefore, for this lab additional time had to be taken to read about the IPs, understand how to initiate them and how to incorporate them into design source files. In addition, this lab required an understanding of DSP cells to know how to resolve the board resource problem.

**Conclusion**

The purpose of this lab was met, which was to properly implement the 8-point FFT structure. Although the Behavioral Simulation results does not confirm this, the discrepancy can be attributed to the used of a very different clock. The 7-Segment display produces results that match the expected output. Since the 7-segment display uses the FPGA board clock, versus an IP clock, these results must be the correct results.

APPENDIX

**8-point FFT**

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx leaf cells in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

library IEEE\_Proposed;

use IEEE\_Proposed.float\_pkg.all;

use work.complex\_record.all;

entity fft\_8point is

Port ( num : in STD\_LOGIC\_VECTOR (2 downto 0);

part\_fft : in STD\_LOGIC;

clk : in STD\_LOGIC;

dp\_fft : out STD\_LOGIC;

valueR : out STD\_LOGIC\_VECTOR(31 downto 0);

valueI : out STD\_LOGIC\_VECTOR(31 downto 0);

an\_fft : out STD\_LOGIC\_VECTOR (7 downto 0);

c\_fft : out STD\_LOGIC\_VECTOR (6 downto 0));

end fft\_8point;

architecture Behavioral of fft\_8point is

component fft\_butterfly is

Port ( A : in complex;

B : in complex;

W : in complex;

clk : in STD\_LOGIC;

A\_comp : out complex;

B\_comp : out complex);

end component;

component display\_butterfly is

Port ( numIn : in complex;

part : in STD\_LOGIC;

clk : in STD\_LOGIC;

C : out STD\_LOGIC\_VECTOR (6 downto 0);

DP : out STD\_LOGIC;

AN : out STD\_LOGIC\_VECTOR (7 downto 0));

end component;

type w\_array is array(3 downto 0) of complex;

signal W : w\_array;

signal w\_stage3 : w\_array;

type sample\_array is array(7 downto 0) of complex;

signal x\_in : sample\_array;

signal stage1, stage2, x\_out: sample\_array;

signal value: complex;

begin

-- Initializing the input signal

x\_in(0).r <= std\_logic\_vector(to\_float(1, 8, 23)); x\_in(0).i <= "00000000000000000000000000000000";

x\_in(1).r <= "00000000000000000000000000000000"; x\_in(1).i <= std\_logic\_vector(to\_float(2, 8, 23));

x\_in(2).r <= "00000000000000000000000000000000"; x\_in(2).i <= "00000000000000000000000000000000";

x\_in(3).r <= "00000000000000000000000000000000"; x\_in(3).i <= "00000000000000000000000000000000";

x\_in(4).r <= "00000000000000000000000000000000"; x\_in(4).i <= "00000000000000000000000000000000";

x\_in(5).r <= "00000000000000000000000000000000"; x\_in(5).i <= "00000000000000000000000000000000";

x\_in(6).r <= "00000000000000000000000000000000"; x\_in(6).i <= std\_logic\_vector(to\_float(1, 8, 23));

x\_in(7).r <= std\_logic\_vector(to\_float(1, 8, 23)); x\_in(7).i <= "00000000000000000000000000000000";

W(0).r <= std\_logic\_vector(to\_float(1, 8, 23)); W(0).i <= "00000000000000000000000000000000";

W(1).r <= std\_logic\_vector(to\_float(0.7071067812, 8, 23)); W(1).i <= std\_logic\_vector(to\_float(-0.7071067812, 8, 23));

W(2).r <= "00000000000000000000000000000000"; W(2).i <= std\_logic\_vector(to\_float(-1, 8, 23));

W(3).r <= std\_logic\_vector(to\_float(-0.7071067812, 8, 23)); W(3).i <= std\_logic\_vector(to\_float(-0.7071067812, 8, 23));

w\_stage3 <= W;

w\_stage3(1) <= w(2);

w\_stage3(2) <= w(1);

stage1\_gen:

for i in 0 to 3 generate

butterfly1: fft\_butterfly port map(A => x\_in(i),

B => x\_in(i + 4),

W => W(0),

clk => clk,

A\_comp => stage1(i),

B\_comp => stage1(i + 4));

end generate stage1\_gen;

stage2\_gen1:

for i in 0 to 1 generate

butterfly2: fft\_butterfly port map(A => stage1(i),

B => stage1(i + 2),

W => W(0),

clk => clk,

A\_comp => stage2(i),

B\_comp => stage2(i + 2));

end generate stage2\_gen1;

stage2\_gen2:

for i in 4 to 5 generate

butterfly2: fft\_butterfly port map(A => stage1(i),

B => stage1(i + 2),

W => W(2),

clk => clk,

A\_comp => stage2(i),

B\_comp => stage2(i + 2));

end generate stage2\_gen2;

stage3\_gen:

for i in 0 to 3 generate

butterfly3: fft\_butterfly port map(A => stage2(2 \* i),

B => stage2((2 \* i) + 1),

W => w\_stage3(i),

clk => clk,

A\_comp => x\_out(2 \* i),

B\_comp => x\_out((2 \* i) + 1));

end generate stage3\_gen;

value <= x\_out(0) when num = "000" else

x\_out(1) when num = "001" else

x\_out(2) when num = "010" else

x\_out(3) when num = "011" else

x\_out(4) when num = "100" else

x\_out(5) when num = "101" else

x\_out(6) when num = "110" else

x\_out(7) when num = "111";

display : display\_butterfly port map(numIn => value,

part => part\_fft,

clk => clk,

C => c\_fft,

DP => dp\_fft,

AN => an\_fft);

valueR <= value.r; valueI <= value.i;

end Behavioral;

**Display\_butterfly**

library IEEE\_Proposed;

use IEEE\_Proposed.float\_pkg.all;

use work.complex\_record.all;

entity display\_butterfly is

Port ( numIn : in complex;

part : in STD\_LOGIC;

clk : in STD\_LOGIC;

C : out STD\_LOGIC\_VECTOR (6 downto 0);

DP : out STD\_LOGIC;

AN : out STD\_LOGIC\_VECTOR (7 downto 0));

end display\_butterfly;

architecture Behavioral of display\_butterfly is

component sevenseg is

Port ( num : in STD\_LOGIC\_VECTOR (31 downto 0);

clk : in STD\_LOGIC;

point : in STD\_LOGIC\_VECTOR (7 downto 0);

C\_out : out STD\_LOGIC\_VECTOR (6 downto 0);

DP : out STD\_LOGIC;

AN\_out : out STD\_LOGIC\_VECTOR(7 downto 0));

end component;

signal to\_display : STD\_LOGIC\_VECTOR(31 downto 0);

begin

to\_display <= (numIn.r) when part = '0' else

(numIn.i) when part = '1';

display : sevenseg port map(num => to\_display,

clk => clk,

point => "00000000",

C\_out => C,

DP => DP,

AN\_out => AN);

end Behavioral;

**fft\_butterly**

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx leaf cells in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

library IEEE\_Proposed;

use IEEE\_Proposed.float\_pkg.all;

use work.complex\_record.all;

entity fft\_butterfly is

Port ( A : in complex;

B : in complex;

W : in complex;

clk : std\_logic;

A\_comp : out complex;

B\_comp : out complex);

end fft\_butterfly;

architecture Behavioral of fft\_butterfly is

type num\_array is array (3 downto 0) of std\_logic\_vector(31 downto 0);

signal add\_in1, add\_in2, add\_out, sub\_in1, sub\_in2, sub\_out, mul\_in1, mul\_in2,

mul\_out : num\_array;

component fp\_adder\_subtractor IS

PORT (

aclk : IN STD\_LOGIC;

s\_axis\_a\_tvalid : IN STD\_LOGIC;

s\_axis\_a\_tready : OUT STD\_LOGIC;

s\_axis\_a\_tdata : IN STD\_LOGIC\_VECTOR(31 DOWNTO 0);

s\_axis\_b\_tvalid : IN STD\_LOGIC;

s\_axis\_b\_tready : OUT STD\_LOGIC;

s\_axis\_b\_tdata : IN STD\_LOGIC\_VECTOR(31 DOWNTO 0);

s\_axis\_operation\_tvalid : IN STD\_LOGIC;

s\_axis\_operation\_tready : OUT STD\_LOGIC;

s\_axis\_operation\_tdata : IN STD\_LOGIC\_VECTOR(7 DOWNTO 0);

m\_axis\_result\_tvalid : OUT STD\_LOGIC;

m\_axis\_result\_tready : IN STD\_LOGIC;

m\_axis\_result\_tdata : OUT STD\_LOGIC\_VECTOR(31 DOWNTO 0)

);

END component;

component fp\_multiplier IS

PORT (

aclk : IN STD\_LOGIC;

s\_axis\_a\_tvalid : IN STD\_LOGIC;

s\_axis\_a\_tready : OUT STD\_LOGIC;

s\_axis\_a\_tdata : IN STD\_LOGIC\_VECTOR(31 DOWNTO 0);

s\_axis\_b\_tvalid : IN STD\_LOGIC;

s\_axis\_b\_tready : OUT STD\_LOGIC;

s\_axis\_b\_tdata : IN STD\_LOGIC\_VECTOR(31 DOWNTO 0);

m\_axis\_result\_tvalid : OUT STD\_LOGIC;

m\_axis\_result\_tready : IN STD\_LOGIC;

m\_axis\_result\_tdata : OUT STD\_LOGIC\_VECTOR(31 DOWNTO 0)

);

END component;

begin

addition\_gen:

for i in 0 to 3 generate

addition: fp\_adder\_subtractor port map (aclk => clk,

s\_axis\_a\_tvalid => '0',

s\_axis\_a\_tready => open,

s\_axis\_a\_tdata => add\_in1(i),

s\_axis\_b\_tvalid => '0',

s\_axis\_b\_tready => open,

s\_axis\_b\_tdata => add\_in2(i),

s\_axis\_operation\_tvalid => '0',

s\_axis\_operation\_tready => open,

s\_axis\_operation\_tdata => "00000000",

m\_axis\_result\_tvalid => open,

m\_axis\_result\_tready => '0',

m\_axis\_result\_tdata => add\_out(i));

end generate addition\_gen;

subtraction\_gen:

for i in 0 to 3 generate

subtraction: fp\_adder\_subtractor port map (aclk => clk,

s\_axis\_a\_tvalid => '0',

s\_axis\_a\_tready => open,

s\_axis\_a\_tdata => sub\_in1(i),

s\_axis\_b\_tvalid => '0',

s\_axis\_b\_tready => open,

s\_axis\_b\_tdata => sub\_in2(i),

s\_axis\_operation\_tvalid => '0',

s\_axis\_operation\_tready => open,

s\_axis\_operation\_tdata => "00000001",

m\_axis\_result\_tvalid => open,

m\_axis\_result\_tready => '0',

m\_axis\_result\_tdata => sub\_out(i));

end generate subtraction\_gen;

multiplication\_gen:

for i in 0 to 3 generate

multiplication: fp\_multiplier port map (aclk => clk,

s\_axis\_a\_tvalid => '0',

s\_axis\_a\_tready => open,

s\_axis\_a\_tdata => mul\_in1(i),

s\_axis\_b\_tvalid => '0',

s\_axis\_b\_tready => open,

s\_axis\_b\_tdata => mul\_in2(i),

m\_axis\_result\_tvalid => open,

m\_axis\_result\_tready => '0',

m\_axis\_result\_tdata => mul\_out(i));

end generate multiplication\_gen;

--A\_comp.r <= A.r + (B.r \* W.r) - (B.i \*W.i);

--A\_comp.i <= A.i + (B.i \* W.r) + (B.r \* W.i);

--B\_comp.r <= A.r - (B.r \* W.r) + (B.i \* W.i);

--B\_comp.i <= A.i - (B.i \* W.r) - (B.r \* W.i);

A\_comp.r <= add\_out(0);

add\_in1(0) <= A.r;

add\_in2(0) <= sub\_out(0); -- A\_comp.r <= A.r + sub\_out(0)

sub\_in1(0) <= mul\_out(0);

mul\_in1(0) <= B.r;

mul\_in2(0) <= W.r; -- sub\_in1(0) <= B.r \* W.r;

sub\_in2(0) <= mul\_out(1);

mul\_in1(1) <= B.i;

mul\_in2(1) <= W.i; -- sub\_in2(0) <= B.i \* W..i;

A\_comp.i <= add\_out(1);

add\_in1(1) <= A.i;

add\_in2(1) <= add\_out(2); -- A\_comp.i <= A.i + add\_out(2)

add\_in1(2) <= mul\_out(2);

mul\_in1(2) <= B.i;

mul\_in2(2) <= W.r; -- add\_in1(2) <= B.i \* W.r;

add\_in2(2) <= mul\_out(3);

mul\_in1(3) <= B.r;

mul\_in2(3) <= W.i; -- add\_in2(2) <= B.r \* W..i;

B\_comp.r <= sub\_out(1);

sub\_in1(1) <= A.r;

sub\_in2(1) <= sub\_out(2); -- B\_comp.r <= A.r - sub\_out(2)

sub\_in1(2) <= mul\_out(0); -- sub\_in1(2) <= B.r \* W.r;

sub\_in2(2) <= mul\_out(1); -- sub\_in2(0) <= B.i \* W..i;

B\_comp.i <= sub\_out(3);

sub\_in1(3) <= A.i;

sub\_in2(3) <= add\_out(3); -- B\_comp.i <= A.i - add\_out(3)

add\_in1(3) <= mul\_out(2); -- add\_in1(3) <= B.i \* W.r;

add\_in2(3) <= mul\_out(3); -- add\_in2(3) <= B.r \* W..i;

end Behavioral;

**fft\_testbench**

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx leaf cells in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

library IEEE\_Proposed;

use IEEE\_Proposed.float\_pkg.all;

use work.complex\_record.all;

entity fft\_testbench is

-- Port ( );

end fft\_testbench;

architecture Behavioral of fft\_testbench is

component fft\_8point is

Port ( num : in STD\_LOGIC\_VECTOR (2 downto 0);

part\_fft : in STD\_LOGIC;

clk : in STD\_LOGIC;

dp\_fft : out STD\_LOGIC;

valueR : out STD\_LOGIC\_VECTOR(31 downto 0);

valueI : out STD\_LOGIC\_VECTOR(31 downto 0);

an\_fft : out STD\_LOGIC\_VECTOR (7 downto 0);

c\_fft : out STD\_LOGIC\_VECTOR (6 downto 0));

end component;

COMPONENT clk\_gen\_sim\_0

PORT (

axi\_clk\_in\_0 : IN STD\_LOGIC;

axi\_rst\_in\_0\_n : IN STD\_LOGIC;

axi\_clk\_0 : OUT STD\_LOGIC;

axi\_rst\_0\_n : OUT STD\_LOGIC

);

END COMPONENT;

signal clk\_test : STD\_LOGIC;

signal dp\_test : STD\_LOGIC;

signal valueR\_test : STD\_LOGIC\_VECTOR(31 downto 0);

signal valueI\_test : STD\_LOGIC\_VECTOR(31 downto 0);

signal an\_test : STD\_LOGIC\_VECTOR(7 downto 0);

signal c\_test : STD\_LOGIC\_VECTOR(6 downto 0);

begin

dut\_clk : clk\_gen\_sim\_0

PORT MAP (

axi\_clk\_in\_0 => '1',

axi\_rst\_in\_0\_n => '0',

axi\_clk\_0 => clk\_test

);

dut : fft\_8point port map(num => "111",

part\_fft => '0',

dp\_fft => dp\_test,

clk => clk\_test,

valueR => valueR\_test,

valueI => valueI\_test,

an\_fft => an\_test,

c\_fft => c\_test);

end Behavioral;